SLLS114G - JANUARY 1979 - REVISED FEBRUARY 2002

- Meets or Exceeds the Requirements of ANSI TIA/EIA-422-B and ITU Recommendation V.11
- Operates From a Single 5-V Supply
- TTL Compatible
- Complementary Outputs
- High Output Impedance in Power-Off Conditions
- Complementary Output-Enable Inputs

(TOP VIEW) 1A [16 VCC 15 AA 1Y **∏**2 1Z **∏** 3 14**∏** 4Y G Π 4 13**∏** 4Z 12 G 2Z **∏** 5 11 3Z 2Y 🛮 6 2A **∏** 7 10 3Y 9**∏** 3A GND ∏8

D, DB, N, OR NS PACKAGE

description

The AM26LS31 is a quadruple complementary-output line driver designed to meet the requirements of ANSI TIA/EIA-422-B and ITU (formerly CCITT) Recommendation V.11. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable (G, \overline{G}) input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.

The AM26LS31 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICES				
TA	PLASTIC	PLASTIC SHRINK	PLASTIC		
	SMALL OUTLINE	SMALL OUTLINE	DIP		
	(D, NS)	(DB)	(N)		
0°C to 70°C	AM26LS31CD	AM26LS31CDB	AM26LS31CN		
	AM26LS31CNS	—	—		

The DB and NS packages are only available taped and reeled. Add the suffix R to the device type (e.g., AM26LS31CDBR).

FUNCTION TABLE (each driver)

INPUT	ENA	BLES	OUTPUTS		
Α	G	G	Y	Z	
Н	Н	Χ	Н	L	
L	Н	X	L	Н	
Н	Х	L	Н	L	
L	Х	L	L	Н	
Х	L	Н	Z	Z	


H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



schematic (each driver)



All resistor values are nominal.



SLLS114G - JANUARY 1979 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply v	oltage, V _{CC} (see Note 1)	7 V
		5.5 V
Package	thermal impedance, θ_{JA} (see Note 2): D pack	age 73°C/W
_	DB pac	ckage 82°C/W
	N pack	age 67°C/W
	NS pac	ckage 64°C/W
Lead ter	perature 1,6 mm (1/16 inch) from case for 10	seconds 260°C
Storage	emperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ІОН	High-level output current			-20	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
٧ _{IK}	Input clamp voltage	$V_{CC} = 4.75 \text{ V},$	I _I = -18 mA			-1.5	V
Vон	High-level output voltage	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -20 \text{ mA}$	2.5			V
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 20 \text{ mA}$			0.5	V
loz	Off-state (high-impedance-state) output current	V _{CC} = 4.75 V	V _O = 0.5 V		-	-20	μΑ
			V _O = 2.5 V			20	
lį	Input current at maximum input voltage	$V_{CC} = 5.25 \text{ V},$	V _I = 7 V			0.1	mA
lιΗ	High-level input current	$V_{CC} = 5.25 \text{ V},$	V _I = 2.7 V			20	μΑ
I _I L	Low-level input current	$V_{CC} = 5.25 \text{ V},$	V _I = 0.4 V			-0.36	mA
los	Short-circuit output current§	V _{CC} = 5.25 V		-30		-150	mA
Icc	Supply current	V _{CC} = 5.25 V,	All outputs disabled		32	80	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.



NOTES: 1. All voltage values, except differential output voltage VOD, are with respect to network GND.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.


[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


SLLS114G - JANUARY 1979 - REVISED FEBRUARY 2002

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	O: 20 = E	S1 and S2 open		14	20	ns
^t PHL	Propagation delay time, high-to-low-level output	$C_L = 30 \text{ pF},$			14	20	
^t PZH	Output enable time to high level	C _L = 30 pF	$R_L = 75 \Omega$		25	40	no
tPZL	Output enable time to low level		$R_L = 180 \Omega$		37	45	ns
tPHZ	Output disable time from high level	C _L = 10 pF,	S1 and S2 closed		21	30	
tPLZ	Output disable time from low level				23	35	ns
	Output-to-output skew	$C_L = 30 pF$,	S1 and S2 open		1	6	ns

PARAMETER MEASUREMENT INFORMATION





ENABLE AND DISABLE TIME WAVEFORMS


NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_f \leq 15$ ns, $t_f \leq 6$ ns.
- C. When measuring propagation delay times and skew, switches S1 and S2 are open.
- D. Each enable is tested separately.
- E. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 1. Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS




NOTES: A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.



TYPICAL CHARACTERISTICS





NOTES: A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z inputs.



TYPICAL CHARACTERISTICS





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated